Clik here to view.
Selecting a Configuration
The following applies to Microsoft Visual Studio* 2012, 2010, and 2008.A configuration contains settings that define the final binary output file that you create within a project. It specifies the type...
View ArticleLegal Information
INFORMATION IN THIS DOCUMENT IS PROVIDED IN CONNECTION WITH INTEL(R) PRODUCTS. NO LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT....
View ArticleCompiler bug: error : nontype "" is not a template
This code: template <class... Types> struct TypeList { template <class... AppendTypes> using Append = TypeList<Types..., AppendTypes...>; }; template <class Types> struct...
View ArticleVisual Studio IDE / Disable vectorization
Hello,I wonder why there is no option in the Visual Studio integration to disable automatic vectorization ? (I know i can put the flag manually but it make a little bit tedious transition between...
View Articleicc crash
Hello,I get a crash when trying to compile a C/C++ program with iccicc -O3 fail.cc": internal error: ** segmentation violation signal raised ** Access violation or stack overflow. Please contact...
View Articleoptimization bug
It seems there is a bug in the intel compiler version 130.Here is the test program "intel_bug.c": // This is the source code of icpc_bug.c #include <iostream> #include <sstream> using...
View Article_mm256_min_pd
Determines the minimum of float64 vectors. The corresponding Intel® AVX instruction is VMINPD.Syntaxextern __m256d _mm256_min_pd(__m256d m1, __m256d m2);Argumentsm1float64 vector used for the...
View Article_mm_cmp_pd, _mm256_cmp_pd
Compares packed 128-bit and 256-bit float64 vector elements. The corresponding Intel® AVX instruction is VCMPPD.Syntaxextern __m128d _mm_cmp_pd(__m128d m1, __m128d m2, const int predicate);extern...
View Article_mm256_rcp_ps
Computes approximate reciprocals of float32 values. The corresponding Intel® AVX instruction is VRCPPS.Syntaxextern __m256 _mm256_rcp_ps(__m256 a);Argumentsafloat32 source vectorDescriptionPerforms a...
View Article_mm256_addsub_pd
Adds odd float64 elements and subtracts even float64 elements of vectors. The corresponding Intel® AVX instruction is VADDSUBPD.Syntaxextern __m256d _mm256_addsub_pd(__m256d m1, __m256d...
View Article_xend
Specifies the end of a restricted transactional memory (RTM) code region. The corresponding Intel® AVX2 instruction is XEND.Syntaxvoid _xend(void);ArgumentsNone.DescriptionSpecifies the end of...
View Article_mm256_permutevar8x32_ps
Permutes single-precision floating-point elements of the source vector into the destination vector. The corresponding Intel® AVX2 instruction is VPERMPS.Syntaxextern __m256i...
View Article_lzcnt_u32/64
Counts the number of leading zero bits in a source operand. Returns operand size as output when source operand is zero. The corresponding Intel® AVX2 instruction is LZCNT.Syntaxextern unsigned int...
View ArticleIntrinsics for Masked Load/Store Operations
Parent topic: Intrinsics for Intel® Advanced Vector Extensions 2_mm_maskload_epi32/64, _mm256_maskload_epi32/64 Conditionally loads dwords/qwords from the specified memory location, depending on the...
View Article_mm_mask_i64gather_epi64,_mm256_mask_i64gather_epi64
Gathers 2/4 quadword values from memory referenced by the given base address, qword indices and scale, and using the given qword mask values. The corresponding Intel® AVX2 instruction is...
View Article_mm512_div_epu32/ _mm512_mask_div_epu32
Calculates quotient of a division operation. Vector variant of div() function forunsigned 32-bit integer arguments.This intrinsic only applies to Intel® Many Integrated Core Architecture (Intel® MIC...
View Article_mm512_extpackstorelo_pd/_mm512_mask_extpackstorelo_pd
Packs mask-enabled elements of float64 vector to form an unaligned float64 stream, down-converts it, and stores that portion of the stream that maps to the low 64-byte aligned portion of the memory...
View Article_mm512_extstore_epi64/_mm512_mask_extstore_epi64
Stores with conversion of int64 vector. Corresponding instruction is VMOVDQA64. This intrinsic only applies to Intel® Many Integrated Core Architecture (Intel® MIC Architecture).SyntaxWithout...
View Article_mm512_undefined_{ps|pd|epi32}
Makes all elements in a vector undefined. There is no corresponding instruction. This intrinsic only applies to Intel® Many Integrated Core Architecture (Intel® MIC Architecture).Syntaxextern __m512d...
View Article_mm512_setr_pd
Initializes float64 vector with eight elements. There is no corresponding instruction. This intrinsic only applies to Intel® Many Integrated Core Architecture (Intel® MIC Architecture).Syntaxextern...
View Article